46 lines
1.0 KiB
Makefile
46 lines
1.0 KiB
Makefile
|
################################################################################
|
||
|
|
# Automatically-generated file. Do not edit!
|
||
|
|
################################################################################
|
||
|
|
|
||
|
|
-include ../makefile.init
|
||
|
|
|
||
|
|
RM := rm -rf
|
||
|
|
|
||
|
|
# All of the sources participating in the build are defined here
|
||
|
|
-include sources.mk
|
||
|
|
-include MQTTPacket/src/subdir.mk
|
||
|
|
-include MQTTPacket/samples/subdir.mk
|
||
|
|
-include subdir.mk
|
||
|
|
-include objects.mk
|
||
|
|
|
||
|
|
ifneq ($(MAKECMDGOALS),clean)
|
||
|
|
ifneq ($(strip $(C_DEPS)),)
|
||
|
|
-include $(C_DEPS)
|
||
|
|
endif
|
||
|
|
endif
|
||
|
|
|
||
|
|
-include ../makefile.defs
|
||
|
|
|
||
|
|
# Add inputs and outputs from these tool invocations to the build variables
|
||
|
|
|
||
|
|
# All Target
|
||
|
|
all: libembedded-C.so
|
||
|
|
|
||
|
|
# Tool invocations
|
||
|
|
libembedded-C.so: $(OBJS) $(USER_OBJS)
|
||
|
|
@echo 'Building target: $@'
|
||
|
|
@echo 'Invoking: GCC C Linker'
|
||
|
|
gcc -shared -o "libembedded-C.so" $(OBJS) $(USER_OBJS) $(LIBS)
|
||
|
|
@echo 'Finished building target: $@'
|
||
|
|
@echo ' '
|
||
|
|
|
||
|
|
# Other Targets
|
||
|
|
clean:
|
||
|
|
-$(RM) $(C_DEPS)$(LIBRARIES)$(OBJS) libembedded-C.so
|
||
|
|
-@echo ' '
|
||
|
|
|
||
|
|
.PHONY: all clean dependents
|
||
|
|
.SECONDARY:
|
||
|
|
|
||
|
|
-include ../makefile.targets
|